Semiconductor Fabrication

By Chetan Arvind Patil

| Published On: February 3, 2019

Photo by Mathew Schwartz on Unsplash.

Samsung’s technical blog has series of articles on semiconductor fabrication. It covers majors steps from tape out to packaging. All nine parts of the series are not linked together, so I thought of creating a list that may help those interested in learning about semiconductor manufacturing.

All the images below are from respective part of the series linked in the title.

Part 1: Creating the Wafer

Part 2: The Oxidation Process

Part 3: The Integrated Circuit

Part 4: Drawing Structures in Nano-Scale

Part 5: Etching A Circuit Pattern

Part 6: The Addition of Electrical Properties

Part 7: The Metal Interconnect

Part 8: Electrical Die Sorting (EDS)

Part 9: Packaging and Package Testing

Chetan Arvind Patil

Hi, I am Chetan Arvind Patil (chay-tun – how to pronounce), a semiconductor professional whose job is turning data into products for the semiconductor industry that powers billions of devices around the world. And while I like what I do, I also enjoy biking, working on few ideas, apart from writing, and talking about interesting developments in hardware, software, semiconductor and technology.

COPYRIGHT 2024, CHETAN ARVIND PATIL

This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License. In other words, share generously but provide attribution.

DISCLAIMER

Opinions expressed here are my own and may not reflect those of others. Unless I am quoting someone, they are just my own views.

The Semiconductor Packaging Shift

DALL-E Continuous Package-Level Scaling Moore’s Law, which predicted the doubling of transistors every two years, is slowing down due

February 8, 2025

The Semiconductor Technical Approach To Defect Pattern Analysis For Yield Enhancement

DALL-E Semiconductor Defect Pattern Analysis The relentless drive for higher performance, lower power consumption, and increased functionality in semiconductor