#chetanpatil – Chetan Arvind Patil
Photo by Chris Ried on Unsplash The shrinking size of semiconductor nodes has led to better performance, which is beneficial from a features point of view, but not from the cost point of view. The cost to design and manufacture highly complex chips (to provide better performance) is increasing year
Hi, I am Chetan Arvind Patil (chay-tun – how to pronounce), a semiconductor professional whose job is turning data into products for the semiconductor industry that powers billions of devices around the world. And while I like what I do, I also enjoy biking, working on few ideas, apart from writing, and talking about interesting developments in hardware, software, semiconductor and technology.
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License. In other words, share generously but provide attribution.
Opinions expressed here are my own and may not reflect those of others. Unless I am quoting someone, they are just my own views.
DALL-E Continuous Package-Level Scaling Moore’s Law, which predicted the doubling of transistors every two years, is slowing down due
DALL-E Semiconductor Defect Pattern Analysis The relentless drive for higher performance, lower power consumption, and increased functionality in semiconductor
DALL-E The Growing Need For High-Speed Interconnects As AI workloads grow exponentially, the demand for faster, more efficient interconnects
DALL-E Specialized Process The semiconductor industry is no longer defined solely by the race for smaller nodes, such as
DALL-E What Is Hybrid AI? Hybrid AI represents a paradigm shift in AI architecture. Instead of relying solely on
